



101017392

co/c/s

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent of

Yuusaku OHTA et al. : Confirmation No. 6503

Patent No. 7,158,637 : Atty Docket No. 2001\_1828A

Issued January 2, 2007 : Attn: Certificate of Correction Branch

SECURITY COMMUNICATION PACKET  
PROCESSING APPARATUS AND  
THE METHOD THEREOF

THE COMMISSIONER IS AUTHORIZED  
TO CHARGE ANY DEFICIENCY IN THE  
FEES FOR THIS PAPER TO DEPOSIT  
ACCOUNT NO. 23-0975

**REQUEST FOR CERTIFICATE OF CORRECTION UNDER 37 CFR 1.322**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

It is hereby requested that a Certificate of Correction issue in accordance with the provisions of 37 CFR 1.322 to correct mistakes in the above-identified patent which are listed below and on the enclosed Form PTO-1050s.

*Certificate  
MAR 16 2007  
of Correction*

**ON THE FRONT PAGE**

In section (56), References Cited, under Other Publications, line 4, please change  
“System of a Chip” to --System on a Chip--.

In section (57), Abstract, please change “A security communication packet processing apparatus (100) comprises an encryption processing unit (102) that performs encryption processing and decryption processing in a data block unit of B1 bits, an authentication processing unit (104) that performs authentication processing in a data block unit of B2(=n.times.B1) bits in parallel to the encryption processing or the decryption processing in the encryption processing unit (102) and outputs an authentication value, a data block accumulation unit (103) that accumulates the data

03/14/2007 S2EW01 00000035 7158637

01 FC:1811

100-00-00  
MAR 16 2007

blocks from the encryption processing unit (102) and outputs the data blocks to the authentication processing unit (104) when the accumulated amount of the data blocks reaches B2 bits, a packet construction unit (105) that reconstructs a packet with the data blocks from the encryption processing unit (102) and the authentication value from the authentication processing unit (104), and an encryption and authentication processing control unit (101) that divides the inputted packet into the data blocks of B1 bits and outputs the data blocks sequentially to the encryption processing unit.” to --A security communication packet processing apparatus includes an encryption processing unit that performs encryption and decryption processing in a data block unit of B1 bits, an authentication processing unit that performs authentication processing in a data block unit of B2 (= n x B1) bits in parallel to the encryption or decryption processing in the encryption processing unit and outputs an authentication value, a data block accumulation unit that accumulates the data blocks from the encryption processing unit and outputs them to the authentication processing unit when the accumulated data blocks reaches B2 bits, a packet construction unit that reconstructs a packet with the data blocks from the encryption processing unit and the authentication value from the authentication processing unit, and a processing control unit that divides the inputted packet into the data blocks of B1 bits and outputs the data blocks sequentially to the encryption processing unit.--.

### **CLAIM 2**

In column 27, line 67, please change “blocks bits each” to --blocks each--.

### **CLAIM 18**

In column 31, line 17, please change “processing:” to --processing:--.

### **CLAIM 19**

In column 32, line 26, please change “processing and” to --processing, and--.


**REMARKS**

The above-identified errors in U.S. Patent No. 7,158,637 incurred through the fault of the U.S. Patent and Trademark Office, and each of the identified errors are clearly disclosed in the records of the Office. Accordingly, this Request is submitted under the provisions of 37 C.F.R. § 1.322, and a Certificate of Correction should issue at no expense to patentees.

Respectfully submitted,

Yuusaku OHTA et al.

By

  
\_\_\_\_\_  
Jonathan R. Bowser  
Registration No. 54,574  
Attorney for Patentees

JRB/nrj  
Washington, D.C.  
Telephone (202) 721-8200  
Facsimile (202) 721-8250  
March 13, 2007

MAR 16 2007  
16 2007

To: The Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

**UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION**

PATENT NO : 7,158,637  
DATED : January 2, 2007  
INVENTOR(S) : Yuusaku OHTA et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

**ON THE FRONT PAGE**

In section (56), References Cited, under Other Publications, line 4, please change “System of a Chip” to --System on a Chip--.

In section (57), Abstract, please change “A security communication packet processing apparatus (100) comprises an encryption processing unit (102) that performs encryption processing and decryption processing in a data block unit of B1 bits, an authentication processing unit (104) that performs authentication processing in a data block unit of B2(=n.times.B1) bits in parallel to the encryption processing or the decryption processing in the encryption processing unit (102) and outputs an authentication value, a data block accumulation unit (103) that accumulates the data blocks from the encryption processing unit (102) and outputs the data blocks to the authentication processing unit (104) when the accumulated amount of the data blocks reaches B2 bits, a packet construction unit (105) that reconstructs a packet with the data blocks from the encryption processing unit (102) and the authentication value from the authentication processing unit (104), and an encryption and authentication processing control unit (101) that divides the inputted packet into the data blocks of B1 bits and outputs the data blocks sequentially to the encryption processing unit.” to --A security communication packet processing apparatus includes an encryption processing unit that performs encryption and decryption processing in a data block unit of B1 bits, an authentication processing unit that performs authentication processing in a data block unit of B2 (= n x B1) bits in parallel to the encryption or decryption processing in the encryption processing unit and outputs an authentication value, a data block accumulation unit that accumulates the data blocks from the encryption processing unit and outputs them to the authentication processing unit when the accumulated data blocks reaches B2 bits, a packet construction unit that reconstructs a packet with the data blocks from the encryption processing unit and the authentication value from the authentication processing unit, and a processing control unit that divides the inputted packet into the data blocks of B1 bits and outputs the data blocks sequentially to the encryption processing unit--.

To: The Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

**UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION**

PATENT NO : 7,158,637  
DATED : January 2, 2007  
INVENTOR(S) : Yuusaku OHTA et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

**CLAIM 2**

In column 27, line 67, please change “blocks bits each” to --blocks each--.

**CLAIM 18**

In column 31, line 17, please change “processing:” to --processing;--.

**CLAIM 19**

In column 32, line 26, please change “processing and” to --processing, and--.

Wenderoth, Lind & Ponack, L.L.P.  
2033 K Street, N. W., Suite 800  
Washington, D.C. 20006-1021

PATENT NO. 7,158,637

No. of additional copies

MAR 16 2007



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent of

Yuusaku OHTA et al. : **Confirmation No. 6503**  
Patent No. 7,158,637 : Atty Docket No. 2001\_1828A  
Issued January 2, 2007 : **Attn: Certificate of Correction Branch**

SECURITY COMMUNICATION PACKET  
PROCESSING APPARATUS AND  
THE METHOD THEREOF

THE COMMISSIONER IS AUTHORIZED  
TO CHARGE ANY DEFICIENCY IN THE  
FEES FOR THIS PAPER TO DEPOSIT  
ACCOUNT NO. 23-0975

**REQUEST FOR CERTIFICATE OF CORRECTION UNDER 37 CFR 1.323**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

It is hereby requested that a Certificate of Correction issue in accordance with the provisions of 37 CFR 1.323 to correct mistakes in the above-identified patent which are listed below and on the enclosed Form PTO-1050.

**ON THE FRONT PAGE**

In item (73) Assignee:, please change “Matsushita Electric Industril Co., Ltd., Osaka (JP)” to  
--Matsushita Electric Industrial Co., Ltd., Osaka (JP)--.

**IN THE CLAIMS**

In column 28, line 15, please change “bith” to --bit--.

*MAR 16 2007*

**REMARKS**

The errors noted above were typographic mistakes by the Patentees.


In particular, the Assignee's name was misspelled on the Issue Fee Transmittal as "Matsushita Electric Industrila Co., Ltd." The correct spelling of the Assignee's name is "Matsushita Electric Industrial Co., Ltd."

Further, in Column 28, line 15 of the patent, the term "bith" appears in the phrase "blocks each having the B1 bith length." The underlined term should be "bit" as recited in Column 28, line 14 of the patent. This typographical error appeared in line 21 of claim 2 presented in the April 15, 2006 Amendment After Final, and was thus reproduced in claim 2 of the patent.

Accordingly, a Certificate of Correction is respectfully requested, and the \$100.00 fee required by 37 C.F.R. § 1.20(a) is enclosed. Form PTO-1050 accompanies this request.

Respectfully submitted,

Yuusaku OHTA et al.

By   
Jonathan R. Bowser  
Registration No. 54,574  
Attorney for Patentees

JRB/nrj  
Washington, D.C.  
Telephone (202) 721-8200  
Facsimile (202) 721-8250  
March 13, 2007

MAR 16 2007

To: The Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

**UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION**

PATENT NO : 7,158,637

DATED : January 2, 2007

INVENTOR(S) : Yuusaku OHTA et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

**ON THE FRONT PAGE**

In item (73) Assignee:, please change “Matsushita Electric Industril Co., Ltd., Osaka (JP)” to --  
Matsushita Electric Industrial Co., Ltd., Osaka (JP)--.

**IN THE CLAIMS**

In column 28, line 15, please change “bith” to --bit--.

Wenderoth, Lind & Ponack, L.L.P.  
2033 K Street, N. W., Suite 800  
Washington, D.C. 20006-1021

PATENT NO. 7,158,637

No. of additional copies

MAR 10 2007